职位描述
岗位职责:
受某美国公司委托,为其寻找 ASIC CAD Manager/Senior Engineer,其职位描述如下: Senior ASIC CAD Engineer - Timing Analysis Flow Job Description: - Participate in the design and implementation of the leading edge, front-to-back ASIC design flow which covers logical and physical implementation and analysis of complex devices that integrate multiple cores and IP’s from organizations with company global teams. - Participate in the research of Design Methodology to improve automation and productivity to produce company's new high-quality cutting-edge products - Technical support and programming - Interface with EDA venders on technology Requirement: - Major in EE, CS or related, Master Degree with 5+ years or Bachelor with 7+ years working experiences - Extensive Primetime experience is a must - Good working knowledge of script languages (Perl/Python/TCL) and unix shell is a must, C programming experience is also OK - Good analytic skills and problem solving skills - Good communication skills is a must. - Proficiency in English (speaking and writing) is very important in order to communicate with the team in US and other design team world-wide. Very nice to have: - design experience or Synthesis experience with DC/RC - Work experience in developing (CAD) software. - Experience working with teams in multi international sites. =================== Senior ASIC CAD Engineer – FCFP/TDFP Job Description: - Participate in the design and implementation of the leading edge, front-to-back ASIC design flow which covers logical and physical implementation and analysis of complex devices that integrate multiple cores and IP’s from organizations with company global teams. - Participate in the research of Design Methodology to improve automation and productivity to produce company's new high-quality cutting-edge products - Technical support and programming - Interface with EDA venders on technology Requirement: - major in EE, CS or related, Master Degree with 5+ years or Bachelor with 7+ years working experiences - Good understanding of modern large chip design flow: Construction and verification. - Experience with floorplanning and/or P&R tools (Synopsys ICC, Cadence First Encounter) - Work experience with PD design or with support of PD design team. - Good working knowledge of script languages (Perl/Python/TCL)and unix shell is a must, C programming experience is also OK - Good analytic skills and problem solving skills - Good communication skills is a must. - Proficiency in English (Speaking and writing) is very important in order to communicate with the team in US and other design team world-wide. - Fast learner. Very nice to have: - Experience with Cadence First Encounter (also called EDI) for floorplanning - Work experience in developing (CAD) software. - Experience working with teams in multi international sites. - Experience with OA data base.
岗位要求:
学历要求: 本科
性别要求: 不限
年龄要求: 18周岁以上
工作年限: 不限
关于我们
CORPORATE PROFILE
About US
Shanghai Yiri is a professional executive search firm offering the highest quality and efficient services. Our industrial focuses are Manufacturing & Engineering, FMCG, Healthcare & Pharmaceuticals, Retail & Tra... 了解更多>>